gnu make - Using a shell variable within Makefile -


There is a line line in the file to compile my AC program, which is $ (CC) - C -o $ @ $ & lt; $ (CFLAGS) . I have to modify a particular line in the code every time and compile it again. There is only one argument for the modification function. I have an argument in a file and I use sed to modify my source source and then compile. I want to see which disputes lead to successful compilation. I gave it to $ (CC) -c -o $ @ $ & lt; $ (CFLAGS); $ Echo? & Gt; Status where I expected the compilation was successful status will be an entry in the file 0 . But I see the source file name in the status file, I found that the $? An automatic variable is also within the mailfile I shell variable $? How can I read? I received the value of $ (CC) - c -o $ @ $ & lt; $ (CFLAGS); $$ echo? & Gt; Status and $ (CC) -C-O $ @ $ & lt; $ (CFLAGS); Despite not getting the correct result, $ echo (shell resonance $?) & Gt; Status

version

  $ $ echo? & Gt; Status   

Definitely works for me Which OS are you using? $$? What are the wrong results when using ?

If you're on Windows, any $? is not, instead of code>% error level% .

Comments

Popular posts from this blog

c - Mpirun hangs when mpi send and recieve is put in a loop -

python - Apply coupon to a customer's subscription based on non-stripe related actions on the site -

java - Unable to get JDBC connection in Spring application to MySQL -